Abstract. An efficient simulation algorithm using an algebra of transients for gate circuits was proposed by Brzozowski andÉsik. This algorithm seems capable of predicting all the signal changes that can occur in a circuit under worst-case delay conditions. We verify this claim by comparing simulation with binary analysis. For any feedback-free circuit consisting of 1-and 2-input gates and started in a stable state, we prove that all signal changes predicted by simulation occur in binary analysis, provided that wire delays are taken into account. Two types of finite automata play an important role in our proof.
Introduction
Detecting signal changes in digital circuits is important, because unwanted (hazardous) signal changes may affect the correctness of computations, and increase the computation time and energy consumption. To address this problem, Brzozowski andÉsik [1] proposed an infinite-valued algebra ¢ of transients, and an efficient simulation algorithm for gate circuits based on this algebra. In a companion paper [2] we compare the simulation of a circuit in ¢ to the traditional binary analysis. We show that simulation of an arbitrary circuit is sufficient: all the changes that occur in binary analysis are also predicted by the simulation. In general, however, simulation is more pessimistic than binary analysis. It is the purpose of this paper to determine how pessimistic the simulation can be.
Here we consider the class of feedback-free gate circuits with stable initial states. Although this is a special case, it is important in practice. For this case, we show that all the changes predicted by simulation also occur in binary analysis, provided that wire delays are taken into account. Our result is limited to gate circuits constructed with 1-or 2-input gates; the general case remains open.
This paper is as self-contained as possible. The reader should see [2] for more details, and [5] for complete background information and proofs. . The value of a variable may be different from that of its excitation. This allows us to represent the delay of a gate. A variable normally follows its excitation. However, if the excitation changes quickly, the variable may fail to follow the excitation, because of the inertial nature of the delay.
Circuits, Networks, and Binary Analysis
To account for other delays, we construct the complete counterpart of a circuit by adding the following variables. For each input & 4
, we add an input-gate variable ) 4
; we represent the input gate by a triangle. We also consider each fork as a fork gate, 1 and add a variable for each fork output; we represent a fork gate by a rectangle. Finally, we add a variable for each wire. The excitations of the added variables are identity functions. For our example, see Fig. 1 
"
and its complete version Any circuit, complete or not complete, is modeled by a network. 
Definition 1. A network [3] is a tuple
, where tuples are shown as words, unstable variables are underlined, and boldface features and edge labels are for later use. is shown in Fig. 3 . 
Definition 3. For any Boolean function
, we define its extension 
, and its output profile is
, and
is worst-case, in contrast to
Simulation
To simulate a circuit having binary network . This sequence is nondecreasing in the prefix order on ; we say thatÃ is monotonic.
Example 4. For the circuit of Fig. 1 (right) , the extended excitations are: 
The proof is given in [5] . The theorem shows that adding wire delays to does not affect the number of signal changes in . In other words, simulation takes wire delays into account automatically. 
Covering of Simulation by Binary Analysis

Proof of Theorem 2
The proof of Theorem 2 is by induction on , where
! !
. We give only a sketch of the proof here (see [5] for details). We show there exists a path in 
Hazard-Preserving Paths
We now characterize hazard-preserving paths by automata. For [6] . We now establish the relation between hazard-preserving paths and delay automata. Let ¡ be defined as before. We limit our interest to paths that are hazard-preserving on 
We state without proof (see [5] for details) the following proposition that reduces finding a hazard-preserving path to finding a relevant balanced word. 
Worst-Case Paths
We now characterize worst-case paths using gate automata. Let 
Delay Automata and Gate Automata
Having reduced finding a hazard-preserving path to finding a relevant balanced word, and finding a worst-case path to finding a worst-case word, we now state an important lemma that relates these two kinds of words, and guarantees the existence of a path that is both hazard-preserving and worst-case. For any gate variable , such that an interleaving of the two words is a balanced word. The result is limited to 1-and 2-input gates; we conjecture the result to be true in the general case. 
Conclusions
Our results can be summarized as follows. Assume that we have a feedback-free gate network , and hence that of . In conclusion, we have shown that simulation of feedback-free circuits is not pessimistic, if wire delays are taken into account.
